Abstract
Introduction
Safety-critical applications require extremely high quality standards which have to be guaranteed by refined testing techniques. Hence, very low defect levels are specified (less than 100 ppm) where defect level is defined as the percentage of defective parts that are misleadingly considered as good by the production test. High defect levels may be caused by a fault model which does not reflect the actual defect mechanisms [2, 5, 7, 8, 14, 15, 19, 27] . In this case, even a high fault coverage does not ensure a high product quality, because the most likely physical defects might escape. The terms defect coverage or realisticfault coverage have been introduced for describing the quality of a test set T [25, 26] . A realistic fault f changes the logic or timing behaviour of the circuit and is related to a set of defects Df such that the occurrence of a defect d E Df introduces the fault f into the circuit. The probability P(f) of fault f is identical with the occurrence probability P(Df). Let F be the set of all realistic faults, and F(T) c F are the faults detected by test set T. The defect coverage of T is roughly estimated by: DC(T) := ( P(f)) / (E P(f)).
Objectives of the work
In recent ye:ars a variety of approaches were published for determining the set of realistic faults based on the circuit 1a:yout. The main obstacle to introducing these procedures into practice is the huge number of possible faults and defects causing a very high computing complexity.
In ithis paper a procedure is presented that extracts the realistic faults in the order of their occurrence probability.
It is shown that the faults F'c F with a high occurrence probability form a rather small subset of F, and their detectionl leads to sufficient defect coverage. One reason for that is the small number of defect mechanisms which dominate a fabrication process [ 12, 13, 14] . Moreover, extracting only thle faults F'c F leads to drastic saving in computing time for defect analysis such that small and mediuim sized layouts can be completely analyzed.
The main new idea for increasing the efficiency is to partitiion the layout into so called elementary objects.
Complutiing deifwt probabilities is first restricted to these objects, and the results are refined and combined in a later step. The presented procedure has been applied to a public domain library [18] , and the defect coverage obtained by test sets for 100% stuck-at fault coverage is discussed. The probability of suclh defects is computed whose delectability depends on test speed, driving strength at the inputs or the order of the applied test patterns.
State of the art
Onle of the first reports on the extraction of realistic faults is based on a stochastic insertion of defects into a layout de:scription and analyzing the induced misbehavior 1211. This approach is known as inductive fault analysis [6, 7, 213] . As a large number of the inserted defects do not lead to a faulty behavior the efficiency can be increased if the analysis is restricted to so called critical areas [28] which have been introduced for yield estimation [ 17,231. Later work hied to enhance both the precision and the efficiency of thle analysis. In [9,261 the computations of the critical area was substituted by approximations such that more complex circuits could be handled. In [13] not only bridgings but also other defects as open lines were considered.
As the exact computation of critical areas is very expensive, several authors proposed a pre-processing of the circuit layout [4, 10] . Gyves and Di used the concept of susceptible sites depending on the defect type. These are sites where a certain type of defect can cause a malfunction, and which restrict the area to be analyzed.
Organisation of the paper
In the next section an overview of the defect analysis tool EDEN (Efficient Defect Extraction) is given, and it is shown how to pre-process the layout description for further analysis. In section 3 the algorithm is presented for extracting the defects in the decreasing order of their occurrence probabilities. In the following section these physical defects are mapped to electrical faults to be simulated. Simulation results are presented in section 5 , and in section 6 two defects of an example layout are investigated. They have a rather significant occurrence probability, but show a complex malfunction, and they are hard to detect.
EDEN (Efficient Defect Extraction)

Defects
Defects are modifications of the circuit layout which can be distinguished in the following way:
1) Missing material in one object or in multiple objects of a single layer. 2) Additional material resulting in a connection of some objects of a single layer. 3) Additional material resulting in a overlapping of objects of different layers.
These types include the most relevant defects, for instance bridgings, opens, pin holes, and also some parameter variations. Based on process data and known defect mechanisms, the geometric alterations caused by a certain type of defects have to be determined manually. Moreover, we identify defects of a certain type if the same objects are affected in the same way, and hence they cause the same faulty topological structure. For instance defect A and B of figure l a belong to the same class as both of them cause the faulty topology of figure lb. But in figure 2 defect A causes topology b) and defect B causes topology c). 
Layout partitioning
The procedure PARTITION decomposes the layout in elementary objects which are defined by the following three conditions:
All defects of the same type and size with centres on the elementary object are equivalent. The object is a rectangle. The area of the object is maxim'um under condition 1 and 2. Three kinds of elementary objects can be discriminated -Redundancy rectangles which have only a single or even no connection to a second object (e.g. object 3 in figure 4 ). Connection rectangles with exactly two connections (e.g. object 1).
-Branch rectangles with more than two connections (e.g. object 4).
The partition into elementary objects is not unique. The partitioning algorithm is actually implemented as follows. First a region is decomposed into disjoint rectangles of maximum size as shown in figure 5. Second, branches are identified. A rectangle with more than 2 direct neighbors (shadowed in figure 5 ) contains a branch and must recursively be decomposed into smaller rectangles while condition 3 of the definition is not violated (see figure 6).
During those three steps also vertical connections resulting in contacts or transistors are considered. 
Extended netlist extraction
The computing efficiency is increased if the defect information at layout level is lifted to transistor level as early as possible. Therefore, the transistor netlist is refined such that every elementary object can exactly be assigned to one netlist ellennent. In an extracted netlist branch rectangles: are mapiped to additional nodes whereas a path of connec tioln rectangles is modeled by a simple edge usually representmg parasitic resistors. In such an extended netlist all defects can exactly be located (see as an ex. fig. 2 ). 
z4nialysisl pairs
To handle more complex circuits it is necessary to concentrate on the defect mechanisms and defects with high occurrenix probability. This restriction is justified since usually only a few defect kinds dominate in a fabrication proccss andl many defects have a negligible occurrence probability [ 12, 13, 24] . Therefore, defects causing faults with high likelihood have to be analyzed first, which also reduces the test costs [22] . In this section a procedure for establishing an {order and an estimation for the reached defect coverage is given.
For each layer i a list RLi := (Ri,o, .. , Ri,n), n E IN, of the elementary objects Ri,j, j E IO, .. , n) is generated such thal A(R1Lj) < A(Ri,k) implies k < j where A(R) denotes the size of R. Based on process data, the probability D i j of the defect type j on layer i per area unit is known. These data are used for instance for yield modeling and for the so called product model [23] . For the underlying technologly process, a list DT' := (Di,O, .. , Di,n) is generated which colntains these probabilities in decreasing order (see figure 8) .
A An analysis pair provides a weight
which is first rough estimation of the real defect probability. W@,D) describes an upper bound, especially for defects affecting more than one rectangle, e.g. additional material resulting in a short. Here, just the weight for additional material connected with the rectangle R is computed.
A total weight is defined by where the notations of figure 8 are used. For a set AP of analysis pairs the weight is defined by:
An estimation of the defect coverage obtained by analyzing all pairs in AF' is given by This is used as a stop criterion for generating analysis pairs. The procedure of figure 9 shows the computation of analysis pairs in the order of their weights W(R,D). If process data are not available all the D i j have to be constant, and only the size of the objects is considered.
An example
The cells of the public domain library of the OCT-TOOLS [ 181 were completely analyzed. The most complex combinational cell is a 2:l-multiplexor realized as a CMOS complex gate. Figure 10 shows the layout. This circuit will serve as an example for the rest of this paper. As process data are confidential, for the analysis described here the data published in [24] were used. They are confirmed by the work of [12] . Figure 11 shows the esti-mations of defect coverages DC under both the assumption that process data are not available, and based on process data. Only a few percent of possible defects had lo be ex&acted to reach over 90% weighted defect coverage. Using real process data reduces the number of analysis pairs to consider.
Critical area
Output of the procedure SEQUENCE (figure 3) is the sorted list of analysis pairs which have to be processed further to get exact defect probabilities. These probabilities are determined based on the concept of the critical area CA(d) for a defect with diameter d. It is the area, where placing the centre of such a defect will cause a fault. Figure 12 shows the critical area for bridgings with respect to 2 elementary objects. The average number h of faults is estimated by 
0
This concepi can be adapted to various defect disbibutions arid :yield models, for the analysis here the Gammadistribution, and also the defect size distribution by Stapper are iusumed [23] .
The critical area depends on the shape and size of the involved objects. 1 n the original concept CA were determined by approximations which are sufficient for yield modeling. But within cells these approximations may cause errors up to 100% [4]. Hence, a refined but efficient technique for ccmputing critical area is required. In the presented approach an extended method of [4] is used. The refinements conlsist in a rather complex framework of formulas for computing CA at the boundaries. Here, geometric forniulas tha,t are numerically hard to evaluate are substituted by easily computable but still precise estimations. The used estimations allow closed formulas instead of an approximation by series, and take into account that usually several rectangles are connected. The ranked list of analysis pairs gives the objects and defect types for which critical areas are computed. As seen before, the critical area is proportional to the probability of such a defect.
Fault extraction
Faults at transistor level
The dlcfect classes determined so far must be lifted to the electrical level. Equivalent defects that lead to the same faulty transistor netlist should be identified at an early stage of the prccess and their probabilities should be combined, whereas defects which do not have an electrical effect shauld be removed. For gaining efficiency this should be done before electrical simulation. For each analysis pair (R,D) the corresponding defect is modeled in the netlist and the faulty behavior is determined If two amalysis pairs turn out to cause the same faulty transistclr netlist their corresponding defect probabilities are combined. Furthermore, if two different topologies of a transistor netlist show the same behavior during electrilcal simulatiion their defect probabilities are united, too, resulting in a single value P(f) for the realistic fault f.
Thla input of this procedure is the ordered list of analysis pairs, output are realistic faults. The order of generating such a fault is determined by the weights of the analysis pairs, in the next section it is shown that these weights and the realistic fault probabilities have a high correlation.
Example (continued)
The layout of the multiplexor circuit (figure 10) is partitioned into elementary objects which are mapped to the extended transistor netlist. The additional nodes correspond to branch rectangles (figure 13), bold nodes will be mentioned in the text. In the approach presented so far, we first estimate defect coverage based on analysis pairs, afterwards we compute defect coverage based on critical areas, and the stop criterion is the estimated value before. Hence, its is specially important that estimated and exact values for the defect coverage are highly correlated. Figure 14 shows both curves fit very well for the example circuit, but it should be pointed out that this estimation cannot be used for determining the real weight of the faults, and only their ratios are established. 5 Fault simulation
Waveform generation
The purpose of electrical fault simulation is both identifying equivalent defects and determining the defect coverage of a given test set. The first task needs a tremendous computing effort as the circuit behavior depends on many factors as the speed, the strength and the order of signals. Hence, this can only be done for small cells and a subset of the defects.
Moreover, the surroundings of a cell has to be considered, as it is impossible to stimulate the inputs directly.
Usually the waveforms are generated by preceding cells, and responses are observed through following gates. The simulation model discussed in the sequel passes all input signals through a driver, and the output signal through an inverter (figure 15). 
Defect coverage
If a test set is already generated, fault detection depends also on the ability of observing the behavior, which requires high capabilities of the tester equipment. Many faults may show a malfunction which is not deterministically detectable due to a limited observation interval of the tester, or a behavior which is still within the system specification. Hence, we differentiate the effective defect coverage of a test set T in the following way:
fe Fe is the coverage of defects which cause a logic fault.
-DC (T) is the coverage of defects which cause a logic fauzor a gross delay fault. Fs. contains these faults, where gross delay faults have an additional delay of at least 25% of the maximum delay of the analysed circuit.
-DC(T) is the coverage of all defects F including small delay faults. There are also some short-timed spikes and glitches which may cause distortions during operating but are not guaranteed to be detected by the test equipment.
# covered stuck-at faults 
Example (continued)
Based on the example layout, 214 modifications of the transistor netlist were extracted. These electrical faults form only about 50% of all possible defects, but detecting them would lead to a defect coverage of 99.9%.
A complete test set including all pattern sequences up to length 3 was applied using different driver strengths available in the used library. Table 1 shows the sum of the fault probabilities. The number in brackets denote logic faults which still show a dynamic behavior. First they produce a correct output value which is altered after a certain time period. These faults are only detectable by a low speed test. 1.9189e-06 140 (2) 1.9262e-06 143 (5) 2.1824e-06 150 (20) 4.9890e-06 151 (10) S.2420e-06
Quality of test sets
In this sectiooi some defects are discussed which cause a hardly detectable fault behavior. During the analysis, wellknown effects as a sequential behavior of stuck-open faults or some delays were observed. More interesting malfunctions include tlhe dependency of fault detection on the driver strength at the input, and a dynamic malfunction where a correct output signal does not stay stable. For the exannple circuit an exhaustive test set (ex), four deterministic test sets (dl -d4), and three sets of random patterns were generated. The complex multiplexor cell was described by a netlist of single gates which were input to the deterministic test pattern generator SOCRATES [20] . 
Defect coverage and driving strength
First some W,albistic data are reported, then two defects are anaIyzed in deeper detail. AI1 test sets were applied with three different driver strengths. The defect coverage DCy: and DC* are as defined before. Additionally, tables 3,4 and 5 conksin values for and DC*E where the faults are: not weighted and are assumed to have all the same probability. This is the usual assumption, and it is only included for comparison reasons. __ The usually estimated defect coverage DC and the realistic defect coverage DC differ significantly. The result concerning the random test set r3 also indicates that stuck-at fault coverage does not reflect the coverage of realistic faults sufficiently. Here, only a stuck-at fault coverage of 82% was obtained, but defect coverage was higher than obtainable by the deterministic test sets d3 and d4 with 100% stuck-at coverage. A similar result was observed for the other investigated cells of the library and by measuring actually produced dies [16] .
As seen in table 1, the number of faults that cause only a delay is decreasing if the driver strength is reduced, and the number of logic faults is growing. Hence, testing is becoming easier by lowering the strength of the input drivers as also observed in [ll] . In numbers, only 130 faults out of 151 faults cause a logic malfunction if the driver strength is high, but using low strength drivers all 151 faults are detectable statically. As the driving strength is pattern dependent, some faults may be overlooked during testing, moreover, they may reduce reliability (see also [11] ). For all the test sets the realistic fault coverage DC is increasing by reducing driving strength, and two of them (d2 and ex) lead to complete realistic fault coverage.
In the presented example, the variations of the driver strength are uniform for all inputs, the results looks similarly if different inputs are driven with different strengths.
An example defect
The test set d2 (table 6) was applied to a gate oxide defect within the p-channel transistor such that the gate is connected with the N-tub, which is node 42 in the extended netlist. This realistic fault is number 2 of the ranking list, and its probability is P(f) = 6.21e-07. Figure 16 is the output plot of the electrical simulation with SPICE for the defect free circuit. Besides the voltage of node out and node inB also the graph for node 20 is shown, which is the drain of the defective transistor. 
An example of a dynamic fault
A brildging between node inB and node 69 may be caused by a defect of the metal layer, and has probability p(f) = 6.12e-9 which is rank 17 in the fault list. If test set d3 (see table 7 ) is applied, the shorted nodes inB and 69
get complementary values at the third pattern, resulting in a voltalge of 2.3 V at node 69. The small v,alwe of 2.3 V makes the following transistor conducting with a considerable resistance such that node 39 which1 is connected to the gates of the output inverter looses ifs capacity slowly. Figure 18 shows that the correct output is generated for approximately 20 ns before the signal falls, to the erroneous low level. The immediate transition is due to the inverter at the output. This defect 'did not cause any other faulty behavior, and cannot be detected by usual high speed test. Moreover, even if testing is done at low speed this fault may escape and cause a wrong output later as during operation the same paittern may be repeated several times. Similar to the fault described in the previous section, this fault produces a considerable iddq-current and can be detected by iddq-testing on principlle.
Conclusions
A method was presented for efficient determining the realistic fault colverage based on the circuit layout. The layout is partitioned into elementary objects which are specially suited1 for defect analysis. The faults are extracted and rank.ed in the order of their occurrence probability.
Paper 30.2
A CMOS library was investigated using this tool, and several results were obtained. The defect coverage of a test set generated for stuck-at faults of the gate level equivalent is not always superior to random test sets. For all test sets the defect coverage increases if the strength of the input driver is reduced. There are faults which only have an effect for a certain driving strength, other faults cause instable outputs, delays or sequential behavior.
Using the tool presented, the defects causing these faults are identified and their occurrence probabilities are computed. Further applications are in the field of fault diagnosis and layout synthesis for testability.
